





SN74LVC8T245 SCES584C - JUNE 2005 - REVISED DECEMBER 2022


SN74LVC8T245 8-Bit Dual-Supply Bus Transceiver With **Configurable Voltage Translation and 3-State Outputs**

1 Features

- Control inputs V_{IH}/V_{IL} levels are referenced to V_{CCA} voltage
- V_{CC} isolation feature if either V_{CC} input is at GND, all are in the high-impedance state
- Fully configurable dual-rail design allows each port to operate over the full 1.65-V to 5.5-V powersupply range
- Latch-up performance exceeds 100 mA per JESD 78, class II
- ESD protection exceeds JESD 22
 - 4000-V Human-Body Model (A114-A)
 - 100-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Personal electronic
- Industrial
- **Enterprise**
- Telecom



Logic Diagram (Positive Logic)

3 Description

The SN74LVC8T245 is an eight bit non-inverting bus transceiver with configurable dual power supply rails that enables bidirectional voltage level translation. The SN74LVC8T245 is optimized to operate with V_{CCA} and V_{CCB} set at 1.65 V to 5.5 V. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5.5-V voltage nodes.

The SN74LVC8T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (\overline{OE}) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CC7}.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, all outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC8T245 is designed so that the control pins (DIR and \overline{OE}) are supplied by V_{CCA} .

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
	DBV (SSOP, 24)	8.20 mm × 5.30 mm
	DBQ (SSOP, 24)	8.65 mm × 3.90 mm
SN74LVC8T245	PW (TSSOP, 24)	7.80 mm × 4.40 mm
	DGV (TVSOP, 24)	5.00 mm × 4.40 mm
	RHL (VQFN, 24)	5.50 mm × 3.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1 Features1	8.1 Overview	
2 Applications1	8.2 Functional Block Diagram	. 12
3 Description1	8.3 Feature Description	.12
4 Revision History2	8.4 Device Functional Modes	.13
5 Pin Configuration and Functions3	9 Application and Implementation	.14
Specifications4	9.1 Application Information	
6.1 Absolute Maximum Ratings4	9.2 Typical Application	
6.2 ESD Ratings	10 Power Supply Recommendations	
6.3 Recommended Operating Conditions5	11 Layout	
6.4 Thermal Information DB, DBQ and DGV6	11.1 Layout Guidelines	
6.5 Thermal Information PW and RHL6	11.2 Layout Example	
6.6 Electrical Characteristics7	12 Device and Documentation Support	.17
6.7 Switching Characteristics, V _{CCA} = 1.8 V ± 0.15 V8	12.1 Receiving Notification of Documentation Updates	.17
6.8 Switching Characteristics, V _{CCA} = 2.5 V ± 0.2 V8	12.2 Support Resources	17
6.9 Switching Characteristics, V _{CCA} = 3.3 V ± 0.3 V9	12.3 Trademarks	
6.10 Switching Characteristics, V _{CCA} = 5 V ± 0.5 V9	12.4 Electrostatic Discharge Caution	.17
6.11 Operating Characteristics9	12.5 Glossary	
6.12 Typical Characteristics10	13 Mechanical, Packaging, and Orderable	
7 Parameter Measurement Information 11	Information	17
B Detailed Description12		
•		
4 Devision History		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	nanges from Revision B (November 2014) to Revision C (December 2022)	Page
•	Removed Machine Model specification	1
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated the ESD Ratings section (was called Handling Ratings)	4
•	Updated thermals in the Thermal Informations section.	
•	Increased max switching characterisitics specs for VccB = 5V	
•	Updated the Overview section	
•	Added the Balanced High-Drive CMOS Push-Pull Outputs and V _{CC} Isolation sections	12
•	Updated the Power Supply Recommendations section	
С	hanges from Revision A (June 2005) to Revision B (November 2014)	Page
•	Added the list of Application, Pin Functions table, Handling Rating table, Feature Description section, Functional Modes, Application and Implementation section, Power Supply Recommendations section, Section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information.	n, Layout ormation
•	Changed Feature From: 200-V Machine Model (A115-A) To: 100-V Machine Model (A115-A)	1
C	hanges from Revision * (June 2005) to Revision A (August 2005)	Page
•	Changed the device From: Product Preview To: Production	1



5 Pin Configuration and Functions




Figure 5-1. DW, NS, DB, DBQ, DGV, or PW Package, 24-Pin SOIC, SO, SSOP, SSOP, TVSOP, or TSSOP (Top View)




Figure 5-2. RHL Package, 24-Pin VQFN (Top View)

Table 5-1. Pin Functions

P	IN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE\"	DESCRIPTION
A1	3	I/O	Input/output A1. Referenced to V _{CCA} .
A2	4	I/O	Input/output A2. Referenced to V _{CCA} .
A3	5	I/O	Input/output A3. Referenced to V _{CCA} .
A4	6	I/O	Input/output A4. Referenced to V _{CCA} .
A5	7	I/O	Input/output A5. Referenced to V _{CCA} .
A6	8	I/O	Input/output A6. Referenced to V _{CCA} .
A7	9	I/O	Input/output A7. Referenced to V _{CCA} .
A8	10	I/O	Input/output A8. Referenced to V _{CCA} .
B1	21	I/O	Input/output B1. Referenced to V _{CCB} .
B2	20	I/O	Input/output B2. Referenced to V _{CCB} .
B3	19	I/O	Input/output B3. Referenced to V _{CCB} .
B4	18	I/O	Input/output B4. Referenced to V _{CCB} .
B5	17	I/O	Input/output B5. Referenced to V _{CCB} .
B6	16	I/O	Input/output B6. Referenced to V _{CCB} .
B7	15	I/O	Input/output B7. Referenced to V _{CCB} .
B8	14	I/O	Input/output B8. Referenced to V _{CCB} .
DIR	2	I	Direction-control signal.
GND	11, 12, 13	G	Ground
ŌĒ	22	I	3-state output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in 3-state mode. Referenced to V_{CCA} .
V _{CCA}	1	Р	A-port supply voltage. 1.65 V ≤ V _{CCA} ≤ 5.5 V
V _{CCB}	23, 24	Р	B-port supply voltage. 1.65 V ≤ V _{CCB} ≤ 5.5 V
Thermal Pad ⁽²⁾		_	

⁽¹⁾ I = input, O = output, P = power

⁽²⁾ For the RHL package only

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

(1)			MIN	MAX	UNIT
	Supply voltage range, V _{CCA} , V _{CCB}		-0.5	6.5	V
		I/O ports (A port)	-0.5	6.5	
VI	Input voltage range ⁽²⁾	I/O ports (B port)	-0.5	6.5	V
		Control inputs	-0.5	6.5	
.,	Voltage range applied to any output	A port	-0.5	6.5	V
Vo	in the high-impedance or power-off state ⁽²⁾	B port	-0.5	6.5	· ·
\/ -	Voltage range applied to any output in the high or low state ⁽²⁾ (3)	A port	-0.5	$V_{CCA} + 0.5$	V
Vo		B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CCA} , V _{CCB} , and GND			±100	mA
T _{stg}	Storage temperature	-65	150	°C	
TJ	Junction temperature			150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			MIN	MAX	UNIT
V Electrostatic di	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-4000	4000	V
V _(ESD)	Electrostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-1000	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

(1) (2) (3)	(4)		V _{CCI}	V _{cco}	MIN	MAX	UNIT	
V _{CCA}	Completed				1.65	5.5	V	
V _{CCB}	Supply voltage				1.65	5.5	V	
	-		1.65 V to 1.95 V		V _{CCI} × 0.65			
V	High-level	Data inputs ⁽⁵⁾	2.3 V to 2.7 V		1.7		V	
V_{IH}	input voltage	Data inputs	3 V to 3.6 V		2		V	
			4.5 V to 5.5 V		V _{CCI} × 0.7			
			1.65 V to 1.95 V			V _{CCI} × 0.35		
V	Low-level	Data inputs ⁽⁵⁾	2.3 V to 2.7 V			0.7	V	
V_{IL}	input voltage	Data inputs(9)	3 V to 3.6 V			8.0	V	
			4.5 V to 5.5 V			V _{CCI} × 0.3		
			1.65 V to 1.95 V		V _{CCA} × 0.65			
.,	High-level	Control inputs	2.3 V to 2.7 V		1.7			
V_{IH}	input voltage		3 V to 3.6 V		2		V	
			4.5 V to 5.5 V		V _{CCA} × 0.7			
			1.65 V to 1.95 V			V _{CCA} × 0.35		
. ,	Low-level	Control inputs	2.3 V to 2.7 V			0.7		
V_{IL}	input voltage	(referenced to V _{CCA}) ⁽⁶⁾	3 V to 3.6 V			0.8	V	
			4.5 V to 5.5 V			V _{CCA} × 0.3		
VI	Input voltage	Control inputs			0	5.5	V	
1/	Input/output	Active state			0	V _{CCO}	V	
$V_{I/O}$	voltage	3-State			0	5.5	V	
				1.65 V to 1.95 V		-4		
	High-level output	ourront		2.3 V to 2.7 V		-8	mA	
I _{OH}	r ligit-level output	Current		3 V to 3.6 V		-24	ША	
				4.5 V to 5.5 V		-32		
				1.65 V to 1.95 V		4		
	Low lovel output	ourront		2.3 V to 2.7 V		8	mA	
l _{OL}	Low-level output	current		3 V to 3.6 V		24	ША	
				4.5 V to 5.5 V		32		
			1.65 V to 1.95 V			20		
Λ+/Λν <mark>(7</mark>)	Input transition	Data inputa	2.3 V to 2.7 V			20	ns/V	
ΔυΔν.,	rise or fall rate	Data inputs	3 V to 3.6 V			10	115/V	
			4.5 V to 5.5 V			5		
T _A	Operating free-ai	r temperature			-40	85	°C	

- V_{CCI} is the V_{CC} associated with the data input port. (1)
- V_{CCO} is the V_{CC} associated with the output port.
- All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V_{CCI} or GND) to ensure proper device operation and minimize power. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
- (4) All unused control inputs must be held at V_{CCA} or GND to ensure proper device operation and minimize power comsumption.
- (5) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V.
 (6) For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.
- Maximum input transition rate with < 4 channels switching simultaneously.



6.4 Thermal Information DB, DBQ and DGV

	THERMAL METRIC(1)	DB	DBQ	DGV	LINIT
	THERMAL METRIC	24 PINS	24 PINS	24 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.7	81.2	91.1	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	51.9	44.8	23.7	
R _{0JB}	Junction-to-board thermal resistance	49.7	34.5	44.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.8	9.5	0.6	- C/VV
ΨЈВ	Junction-to-board characterization parameter	49.3	37.2	44.1	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	1

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Thermal Information PW and RHL

	THERMAL METRIC(1)	PW	RHL	LINIT
	I HERMAL METRIC	24 PINS	24 PINS	UNIT
R _{0JA}	Junction-to-ambient thermal resistance	100.6	48.3	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	44.7	46.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	55.8	26.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	6.8	4.6	- C/VV
ΨЈВ	Junction-to-board characterization parameter	55.4	26.0	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	15.7	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.6 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAN	1ETER ⁽¹⁾ (2)	TEST CONDI	TIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		I _{OH} = -100 μA,	V _I = V _{IH}	1.65 V to 4.5 V	1.65 V to 4.5 V				V _{CCO} - 0.1			
		I _{OH} = -4 mA,	$V_I = V_{IH}$	1.65 V	1.65 V				1.2	,		
V_{OH}		I _{OH} = -8 mA,	$V_I = V_{IH}$	2.3 V	2.3 V				1.9	,		V
		I _{OH} = -24 mA,	$V_I = V_{IH}$	3 V	3 V				2.4	,		
		I _{OH} = -32 mA,	$V_I = V_{IH}$	4.5 V	4.5 V				3.8	,		
		I _{OL} = 100 μA,	$V_I = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V					,	0.1	
		I _{OL} = 4 mA,	$V_I = V_{IL}$	1.65 V	1.65 V					,	0.45	
V_{OL}		I _{OL} = 8 mA,	$V_I = V_{IL}$	2.3 V	2.3 V					,	0.3	V
		I _{OL} = 24 mA,	$V_I = V_{IL}$	3 V	3 V					,	0.55	
		I _{OL} = 32 mA,	$V_I = V_{IL}$	4.5 V	4.5 V						0.55	
l _l	DIR	V _I = V _{CCA} or GND		1.65 V to 5.5 V	1.65 V to 5.5 V			±1			±2	μA
I _{off} A or B port		V _I or V _O = 0 to 5.5 V		0 V	0 to 5.5 V			±1			±2	
				0 to 5.5 V	0 V			±1		,	±2	μA
I _{OZ}	A or B port	$V_O = V_{CCO}$ or GND, $\overline{OE} = V_{IH}$		1.65 V to 5.5 V	1.65 V to 5.5 V			±1		,	±2	μΑ
				1.65 V to 5.5 V	1.65 V to 5.5 V						15	
I _{CCA}		$V_I = V_{CCI}$ or GND, $I_O = 0$	5 V	0 V						15	μA	
				0 V	5 V						-2	
				1.65 V to 5.5 V	1.65 V to 5.5 V						15	
I _{CCB}		$V_I = V_{CCI}$ or GND,	I _O = 0	5 V	0 V						-2	μΑ
				0 V	5 V						15	
I _{CCA} + I	ССВ	$V_I = V_{CCI}$ or GND,	I _O = 0	1.65 V to 5.5 V	1.65 V to 5.5 V						25	μA
	A port	One A port at V _{CCA} DIR at V _{CCA} , B port									50	
ΔI _{CCA}	DIR	DIR at V _{CCA} - 0.6 V B port = open, A port at V _{CCA} or GN		3 V to 5.5 V	3 V to 5.5 V						50	μΑ
ΔI _{CCB}	B port	One B port at V _{CCB} DIR at GND, A port		3 V to 5.5 V	3 V to 5.5 V						50	μΑ
Ci	Control inputs	V _I = V _{CCA} or GND		3.3 V	3.3 V		4				5	pF
C _{io}	A or B	V _O = V _{CCA/B} or GND		3.3 V	3.3 V		8.5				10	pF

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the V_{CC} associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the V_{CC} associated with the input port.} \end{array}$



6.7 Switching Characteristics, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	В	1.7	21.9	1.3	9.2	1	7.4	0.8	7.1	ns
t _{PHL}	^	Ь	1.7	21.5	1.0	9.2	'	7.4	0.0	7.1	113
t _{PLH}	В	А	0.9	23.8	0.8	23.6	0.7	23.4	0.7	23.4	ns
t _{PHL}	В	Α	0.5	20.0	0.0	20.0	0.7	20.4	0.7	20.4	113
t _{PHZ}	ŌĒ	Α	1.5	29.6	1.5	29.4	1.5	29.3	1 /	29.2	ns
t _{PLZ}	OL .	^	1.5	23.0	1.0	23.4	1.0	23.3	1.4	23.2	113
t _{PHZ}	ŌĒ	В	2.4	32.2	1.9	13.1	1.7	12	13	10.3	ns
t _{PLZ}	OL	В	2.4	52.2	1.3	13.1	1.7	12	1.5	10.5	113
t _{PZH}	ŌĒ	А	0.4	24	0.4	23.8	0.4	23.7	0.4	23.7	ns
t _{PZL}	OL	^	0.4	24	0.4	20.0	0.4	20.1	0.4	20.1	110
t _{PZH}	ŌĒ	В	1.8	32	1.5	16	1.2	12.6	0.9	12	ns
t _{PZL}			1.0	52	1.5	10	1.2	12.0	0.9	12	113

6.8 Switching Characteristics, $V_{CCA} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		3.3 V 3 V	V _{CCB} = 5 V ± 0.5 V		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.5	21.4	1.2	9	0.8	6.2	0.6	4.8	ns
t _{PHL}	^	J.	1.5	21.4	1.2		0.0	0.2	0.0	4.0	113
t _{PLH}	В	А	1.2	9.3	1	9.1	1	8.9	0.9	8.8	ns
t _{PHL}	В	Λ	1.2	5.0	•	J.1	<u>'</u>	0.5	0.5	0.0	113
t _{PHZ}	ŌĒ	Α	1.4	9	1.4	9	1.4	9	1.4	9	ns
t _{PLZ}	OL.	/\	1.4		1.7		1	J	1		110
t _{PHZ}	ŌĒ	В	2.3	29.6	1.8	11	1.7	9.3	0.9	6.9	ns
t _{PLZ}	OL .	ט	2.0	25.0	1.0	- ''	1.7	3.0	0.5	0.5	113
t _{PZH}	ŌĒ	Α	1	10.9	1	10.9	1	10.9	1	10.9	ns
t _{PZL}	OL	Λ	<u>'</u>	10.0	•	10.0		10.5		10.0	113
t _{PZH}	ŌĒ	В	1.7	28.2	1.5	12.9	1.2	9.4	1	7.5	ns
t _{PZL}	JL .		1.7	20.2	1.5	12.5	1.2	3.4		7.5	113

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

6.9 Switching Characteristics, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.5	21.2	1.1	8.8	0.8	6.3	0.5	4.4	ns
t _{PHL}	^		1.5	21.2	1.1	0.0	0.0	0.5	0.5	4.4	113
t _{PLH}	В	А	0.8	7.2	0.8	6.2	0.7	6.1	0.6	6	ns
t _{PHL}	ט	Α	0.0	1.2	0.0	0.2	0.7	0.1	0.0	U	115
t _{PHZ}	ŌĒ	А	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	ns
t _{PLZ}	OL	^	1.0	0.2	1.0	0.2	1.0	0.2	1.0	0.2	113
t _{PHZ}	ŌĒ	В	2.1	29	1.7	10.3	1.5	8.6	0.8	6.3	ns
t _{PLZ}	OL	В	2.1	23	1.7	10.5	1.0	0.0	0.0	0.5	113
t _{PZH}	ŌĒ	А	0.8	8.1	0.8	8.1	0.8	8.1	0.8	8.1	ns
t _{PZL}) JE	^	0.0	0.1	0.0	0.1	0.0	0.1	0.0	5.1	110
t _{PZH}	ŌĒ	В	1.8	27.7	1.4	12.4	1.1	8.8	0.9	6.8	ns
t _{PZL}	JE .	5	1.0	۷۱.۱	1.4	12.4	1.1	0.0	0.9	0.0	113

6.10 Switching Characteristics, $V_{CCA} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		3.3 V 3 V	V _{CC} = 5 V ± 0.5 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	В	1.5	21.4	21.4	8.8	0.7	6	0.4	4.2	ns
t _{PHL}	^		1.5	21.4	'	0.0	0.7		0.4	4.2	113
t _{PLH}	В	А	0.7	7	0.4	4.8	0.3	4.5	0.3	4.3	ns
t _{PHL}	Ь	^	0.7	,	0.4	4.0	0.5	4.5	0.5	4.5	113
t _{PHZ}	ŌĒ	А	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	ns
t _{PLZ}	OE		0.5	5.4	0.5	5.4	0.5	5.4	0.5	5.4	113
t _{PHZ}	ŌĒ	В	2	28.7	1.6	9.7	1.4	8	0.7	5.7	ns
t _{PLZ}	OL			20.1	1.0	9.1	1.4	0	0.7	5.1	115
t _{PZH}	ŌĒ	A	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	ns
t _{PZL}	OE .	^	0.7	0.4	0.7	0.4	0.7	0.4	0.7	0.4	115
t _{PZH}	ŌĒ	В	1.5	27.6	1.3	11.4	1	8.8	0.9	6.6	ne
t _{PZL}	OE.	В	1.5	27.0	1.3	11.4	ı	0.0	0.9	0.0	ns

6.11 Operating Characteristics


 $T_A = 25^{\circ}C$

1A - 23	<u> </u>							
PARAMETER		TEST CONDITIONS	V _{CCA} = V _{CCB} = 1.8 V	V _{CCA} = V _{CCB} = 2.5 V	V _{CCA} = V _{CCB} = 3.3 V	V _{CCA} = V _{CCB} = 5 V	UNIT	
		CONDITIONS	TYP	TYP	TYP	TYP		
C (1)	A-port input, B-port output		2	2	2	3		
OpdA \	B-port input, A-port output	$C_L = 0,$ f = 10 MHz,	12	13	13	16	pF	
C (1)	A-port input, B-port output	$t_r = t_f = 1 \text{ ns}$	13	13	14	16	рг	
C _{pdB} (1)	B-port input, A-port output		2	2	2	3		

(1) Power dissipation capacitance per transceiver




6.12 Typical Characteristics



VCCA

V_{CCA}/2


7 Parameter Measurement Information




TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	$2 \times V_{CCO}$
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

V _{cco}	CL	R _L	V _{TP}
1.8 V ± 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
3.3 V \pm 0.3 V	15 pF	2 k Ω	0.3 V
5 V ± 0.5 V	15 pF	2 k Ω	0.3 V



V_{CCA}/2



Output

Control

(low-level

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $dv/dt \geq$ 1 V/ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. $\,t_{PLH}$ and t_{PHL} are the same as $t_{pd}.$
 - H. V_{CCI} is the V_{CC} associated with the input port.
 - I. V_{CCO} is the V_{CC} associated with the output port.
 - J. All parameters and waveforms are not applicable to all devices.


Figure 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The SN74LVC8T245 is an eight bit non-inverting bus transceiver with configurable dual power supply rails that enables bidirectional voltage level translation. Pin Ax and direction control pin are support by V_{CCA} and pin Bx is support by V_{CCB} . The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A. For voltage level translation below 1.65 V, see TI AXC products.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage between 1.65 V and 5.5 V making the device suitable for translating between any of the voltage nodes (1.8 V, 2.5 V, 3.3 V, and 5 V).

8.3.2 I_{off} Supports Partial-Power-Down Mode Operation

 I_{off} prevents backflow current by disabling I/O output circuits when device is in partial-power-down mode. The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the Electrical Characteristics.

8.3.3 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. Two outputs can be connected together for 2X stronger output drive strength. The electrical and thermal limits defined in the Absolute Maximum Ratings must be followed at all times.

8.3.4 V_{cc} Isolation

The I/O's of both ports will enter a high-impedance state when either of the supplies are at GND, while the other supply is still connected to the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.

8.4 Device Functional Modes

The SN74LVC8T245 is voltage level translator that can operate from 1.65 V to 5.5 V (V_{CCA} and V_{CCB}). The signal translation between 1.65 V and 5.5 V requires direction control and output enable control. When \overline{OE} is low and DIR is high, data transmission is from A to B. When \overline{OE} is low and DIR is low, data transmission is from B to A. When \overline{OE} is high, both output ports will be high-impedance. For voltage level translation below 1.65V, see TI AXC products.

Table 8-1. Function Table (Each 8-Bit Section)

CONTRO	L INPUTS ⁽¹⁾	OUTPU ⁻	T CIRCUITS	OPERATION		
ŌĒ	DIR A PORT B PORT		OPERATION			
L	L	Enabled	Hi-Z	B data to A bus		
L	Н	Hi-Z	Enabled	A data to B bus		
Н	Χ	Hi-Z	Hi-Z	Isolation		

(1) Input circuits of the data I/Os are always active.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC8T245 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The maximum output current can be up to 32 mA when device is powered by 5 V. It is recommended to tie all unused I/Os to GND. The device should not have any floating I/Os when changing translation direction.

9.2 Typical Application




Figure 9-1. Typical Application Circuit



9.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

PARAMETERS	VALUES				
Input voltage range	1.65 V to 5.5 V				
Output voltage	1.65 V to 5.5 V				

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
 - Use the supply voltage of the device that is driving the SN74LVC8T245 device to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the SN74LVC8T245 device is driving to determine the output voltage range.

9.2.3 Application Curve




Figure 9-2. Translation Up (1.8 V to 5 V) at 2.5 MHz

10 Power Supply Recommendations

The SN74LVC8T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCA} accepts any supply voltage from 1.65 V to 5.5 V and V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage bidirectional translation between any of the 1.8-V, 2.5 -V, 3.3-V and 5-V voltage nodes. The recommendation is to first power-up the input supply rail to help avoid internal floating while the output supply rail ramps up. However, both power-supply rails can be ramped up simultaneously.



11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- · Bypass capacitors should be used on power supplies.
- · Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors helps adjust rise and fall times of signals depending on the system requirements.

11.2 Layout Example






Figure 11-1. SN74LVC8T245 Layout

12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

19-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
74LVC8T245DBQRG4	Active	Production	SSOP (DBQ) 24	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVC8T245
74LVC8T245RHLRG4	Active	Production	VQFN (RHL) 24	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NH245
SN74LVC8T245DBQR	Active	Production	SSOP (DBQ) 24	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVC8T245
SN74LVC8T245DBQR.B	Active	Production	SSOP (DBQ) 24	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVC8T245
SN74LVC8T245DBR	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245DBR.A	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245DBRG4	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245DGVR	Active	Production	TVSOP (DGV) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245DGVR.B	Active	Production	TVSOP (DGV) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245DGVRG4	Active	Production	TVSOP (DGV) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245DWR	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC8T245
SN74LVC8T245DWR.B	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC8T245
SN74LVC8T245DWRG4	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC8T245
SN74LVC8T245NSR	Active	Production	SOP (NS) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC8T245
SN74LVC8T245NSR.B	Active	Production	SOP (NS) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC8T245
SN74LVC8T245PW	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245PW.A	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245PW.B	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245PWG4	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245PWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245PWR.A	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245PWRE4	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245PWRG4	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245
SN74LVC8T245RHLR	Active	Production	VQFN (RHL) 24	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NH245
SN74LVC8T245RHLR.A	Active	Production	VQFN (RHL) 24	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NH245
SN74LVC8T245RHLR.B	Active	Production	VQFN (RHL) 24	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NH245

⁽¹⁾ Status: For more details on status, see our product life cycle.

PACKAGE OPTION ADDENDUM

www.ti.com 19-Jul-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC8T245:

Automotive: SN74LVC8T245-Q1

• Enhanced Product : SN74LVC8T245-EP

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC8T245DBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC8T245DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVC8T245DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVC8T245DGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC8T245DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVC8T245RHLR	VQFN	RHL	24	1000	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1



www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC8T245DBQR	SSOP	DBQ	24	2500	353.0	353.0	32.0
SN74LVC8T245DBR	SSOP	DB	24	2000	353.0	353.0	32.0
SN74LVC8T245DBR	SSOP	DB	24	2000	353.0	353.0	32.0
SN74LVC8T245DGVR	TVSOP	DGV	24	2000	353.0	353.0	32.0
SN74LVC8T245DWR	SOIC	DW	24	2000	350.0	350.0	43.0
SN74LVC8T245RHLR	VQFN	RHL	24	1000	213.0	191.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVC8T245PW	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVC8T245PW	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVC8T245PW.A	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVC8T245PW.A	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVC8T245PW.B	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVC8T245PW.B	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVC8T245PWG4	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVC8T245PWG4	PW	TSSOP	24	60	530	10.2	3600	3.5

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated