## feATURES

- 14 Levels of Programmable Gain
- 125dB CMRR Independent of Gain
- Gain Accuracy 0.1\% (Typ)
- Maximum Offset Voltage of $10 \mu \mathrm{~V}$
- Maximum Offset Voltage Drift: 50nV/ ${ }^{\circ} \mathrm{C}$
- Rail-to-Rail Input and Output
- Parallel or Serial (SPI) Interface for Gain Setting
- Supply Operation: 2.7 V to $\pm 5.5 \mathrm{~V}$
- Typical Noise: $2.5 \mu \mathrm{~V}$ p-p ( 0.01 Hz to 10 Hz )
- 16-Lead SSOP and 12-Lead DFN Packages


## APPLICATIONS

- Thermocouple Amplifiers
- Electronic Scales
- Medical Instrumentation
- Strain Gauge Amplifier
- High Resolution Data Acquisition


## DESCRIPTIOn

The LTC ${ }^{\circledR} 6915$ is a precision programmable gain instrumentation amplifier. The gain can be programmed to 0 , $1,2,4,8,16,32,64,128,256,512,1024,2048$, or 4096 through a parallel or serial interface. The CMRR is typically 125 dB with a single 5 V supply with any programmed gain. The offset is below $10 \mu \mathrm{~V}$ with a temperature drift of less than $50 \mathrm{nV} /{ }^{\circ} \mathrm{C}$.

The LTC6915 uses charge balanced sampled data techniques to convert a differential input voltage into a single ended signal that is in turn amplified by a zero-drift operational amplifier.
The differential inputs operate from rail-to-rail and the single-ended output swings from rail-to-rail. The LTC6915 can be used in single power supply applications as low as 2.7 V , or with dual $\pm 5 \mathrm{~V}$ supplies. The LTC6915 is available in a 16-lead SSOP package and a 12-lead DFN surface mount package.

## TYPICAL APPLICATION

Differential Bridge Amplifier with Gain Programmed through the Serial Interface


## absolute maximum ratings

## (Note 1)

| Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) | 11V | LTC6915 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: |
| Input Current | $\pm 10 \mathrm{~mA}$ | LTC6915H | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| $\left\|\mathrm{V}_{\text {IN }}{ }^{+}-\mathrm{V}_{\text {REF }}\right\|$ | 5.5V | Junction Temperature |  |
| $\left\|V_{\text {IN }}{ }^{-}-V_{\text {REF }}\right\|$ | 5.5V | (GN Package) | .. $150^{\circ} \mathrm{C}$ |
| $\left\|\mathrm{V}^{+}-\mathrm{V}_{\text {DGND }}\right\|$ | 5.5V | (DFN Package) | .. $125^{\circ} \mathrm{C}$ |
| $\left\|V_{\text {DGND }}-\mathrm{V}^{-}\right\|$ | .5.5V | Storage Temperature |  |
| Digital Input Voltage | $\mathrm{V}^{-}$to $\mathrm{V}^{+}$ | (GN Package) | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  | (DFN Package) | $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC6915C | $-0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | Lead Temperature (So | ............ $300^{\circ} \mathrm{C}$ |

Input Current5.5
$\left|V_{I N_{N}}{ }^{-}-V_{\text {REF }}\right|$ ..... 5.5VVDGND - $V^{-}$5.5 V
Digital Input Voltage$-0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC6915I
$-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$(GN Package)$150^{\circ} \mathrm{C}$Storage Temperature
(GN Package)(DFN Package)$-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Lead Temperature (Soldering 10 sec ). ..... $300^{\circ} \mathrm{C}$

## pIn COnfiguration

| TOP VIEW |  |  |
| :---: | :---: | :---: |
| N- -- | SHDN 1 | $16 \mathrm{~V}^{+}$ |
| $\mathrm{IN}^{-}-1 \mathrm{l}: 112 \mathrm{~V}^{+}$ | $\mathrm{IN}^{-} 2$ | 15 OUT |
| $\mathrm{IN}^{+}-2 \mathrm{l}$ : | $\mathrm{IN}^{+} 3$ | 14 SENSE |
|  | $\mathrm{V}^{-} 4$ | 13 REF |
|  | HOLD_THRU 5 | 12 NC |
|  | $\overline{\mathrm{CS}}(\mathrm{DO}) 6$ | 11 PARALLEL_SERIAL |
|  | $\mathrm{DIN}_{\text {( }}(\mathrm{D} 1) 7$ | 10 DGND |
| DE12 PACKAGE <br> 12-LEAD ( $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) PLASTIC DFN $\mathrm{T}_{\mathrm{JMAX}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=160^{\circ} \mathrm{C} / \mathrm{W}$ <br> EXPOSED PAD (PIN 13) IS $\mathrm{V}^{-}$, MUST BE SOLDERED TO PCB | CLK(D2) 8 | $9 \mathrm{D}_{\text {OUT }}(\mathrm{D} 3)$ |
|  | GN PACKAGE 16-LEAD NARROW PLASTIC SSOP <br> $T_{J M A X}=150^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=135^{\circ} \mathrm{C} / \mathrm{W}$ |  |

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC6915CDE\#PBF | LTC6915CDE\#TRPBF | 6915 | 12 -Lead (4mm $\times 3 \mathrm{~mm})$ Plastic DFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC6915IDE\#PBF | LTC6915IDE\#TRPBF | 6915 I | 12 -Lead (4mm $\times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6915CGN\#PBF | LTC6915CGN\#TRPBF | 6915 | 16 -Lead Narrow Plastic SSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC6915IGN\#PBF | LTC6915IGN\#TRPBF | 6915 I | 16 -Lead Narrow Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6915HGN\#PBF | LTC6915HGN\#TRPBF | 6915 H | 16 -Lead Narrow Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LEAD BASED FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| LTC6915CDE | LTC6915CDE\#TR | 6915 | 12 -Lead (4mm $\times 3 \mathrm{~mm})$ Plastic DFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC6915IDE | LTC6915IDE\#TR | 6915 I | 12 -Lead (4mm $\times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6915CGN | LTC6915CGN\#TR | 6915 | 16 -Lead Narrow Plastic SSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC6915IGN | LTC6915IGN\#TR | 6915 I | 16 -Lead Narrow Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC6915HGN | LTC6915HGN\#TR | 6915 H | 16 -Lead Narrow Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the speciifications which apply vere the full operating

temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


## LTC6915

ELECTRICAL CHARACTERISTICS The odenties ste senefifiations witho ppply veret the will operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage (Note 3) | $V_{C M}=200 \mathrm{mV}$ |  | -3 | $\pm 10$ | $\mu \mathrm{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Average Input Offset Drift (Note 3) | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \end{aligned}$ | $\bullet$ |  | $\begin{gathered} \pm 50 \\ \pm 100 \end{gathered}$ | $\begin{aligned} & \mathrm{nV} /{ }^{\circ} \mathrm{C} \\ & \mathrm{nV} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
|  | Average Input Bias Current (Note 4) | $\mathrm{V}_{\text {CM }}=1.2 \mathrm{~V}$ | $\bullet$ | 5 | 10 | nA |
| Ios | Average Input Offset Current (Note 4) | $\mathrm{V}_{\text {CM }}=1.2 \mathrm{~V}$ | $\bullet$ | 1.5 | 3 | nA |
| CMRR | Common Mode Rejection Ratio | $\begin{aligned} & A_{V}=1024, V_{C M}=0 V \text { to } 5 \mathrm{~V}, \text { LTC6915C } \\ & A_{V}=1024, V_{C M}=0.1 \mathrm{~V} \text { to } 4.9 \mathrm{~V}, \text { LTC6915I } \\ & A_{V}=1024, V_{C M}=0 \mathrm{~V} \text { to } 5 \mathrm{~V}, \text { LTC6915I } \\ & A_{V}=1024, V_{C M}=0.1 \mathrm{~V} \text { to } 4.9 \mathrm{~V}, \text { LTC6915H } \\ & A_{V}=1024, V_{C M}=0 \mathrm{~V} \text { to } 4.97 \mathrm{~V}, \text { LTC6915H } \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | 105 125 <br> 105 125 <br> 95 125 <br> 100  <br> 85  |  | $d B$ $d B$ $d B$ $d B$ $d B$ |
| PSRR | Power Supply Rejection Ratio (Note 5) | $\mathrm{V}_{S}=2.7 \mathrm{~V}$ to 6 V | $\bullet$ | 110116 |  | dB |
|  | Output Voltage Swing High | Sourcing $200 \mu \mathrm{~A}$ Sourcing 2mA | $\bullet$ | 4.95 4.99 <br> 4.80 4.93 |  | V |
|  | Output Voltage Swing Low | Sinking 200 4 A Sinking 2mA |  | $\begin{gathered} 17 \\ 120 \end{gathered}$ | $\begin{gathered} \hline 50 \\ 300 \end{gathered}$ | mV mV |
| $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=200 \mathrm{mV}$ |  |  |  |  |  |  |
|  | Supply Current, Parallel Mode | No Load at OUT, $\mathrm{V}_{\text {CM }}=200 \mathrm{mV}$ | $\bullet$ | 0.95 | 1.48 | mA |
|  | Supply Current, Serial Mode (Note 6) | No Load at OUT, Capacitive Load at $D_{\text {OUT }}\left(C_{L}\right)=15 \mathrm{pF}$, Continuous CLK Frequency $=4 \mathrm{MHz}, \overline{\mathrm{CS}}=\mathrm{LOW}$, Gain Control Code $=0001$ | $\bullet$ | 1.4 | 2 | mA |
|  | Supply Current, Shutdown | $\mathrm{V}_{\text {SHDN }}=4.5 \mathrm{~V}$ (Hardware Shutdown) <br> $V_{\text {SHDN }}=1 \mathrm{~V}$, Gain Control Code $=0000$ <br> (Software Shutdown) |  | $\begin{gathered} 2 \\ 135 \end{gathered}$ | $\begin{gathered} 10 \\ 200 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | SHDN Input High |  | $\bullet$ | 4.5 |  | V |
|  | SHDN Input Low |  | $\bullet$ |  | 1 | V |
|  | SHDN and HOLD_THRU Input Current (Note 2) |  | $\bullet$ |  | 5 | $\mu \mathrm{A}$ |
|  | Internal Op Amp Gain Bandwidth |  |  | 200 |  | kHz |
|  | Slew Rate |  |  | 0.2 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Internal Sampling Frequency |  |  | 3 |  | kHz |
| $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=-5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}$ |  |  |  |  |  |  |
|  | Gain Error (Note 2) | $A_{V}=1\left(R_{L}=10 \mathrm{k}\right)$ | $\bullet$ | -0.075 0 | 0.075 | \% |
|  | Gain Error (Note 2) | $A_{V}=2$ to 32 ( $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k}$ ) | $\bullet$ | -0.5 0 | 0.5 | \% |
|  | Gain Error (Note 2) | $A_{V}=64$ to 1024 ( $\left.\mathrm{R}_{L}=10 \mathrm{k}\right)$ | $\bullet$ | -0.6 -0.1 | 0.6 | \% |
|  | Gain Error (Note 2) | $A_{V}=2048,4096$ ( $\left.R_{L}=10 \mathrm{k}\right)$ | $\bullet$ | -1 -0.2 | 1 | \% |
|  | Gain Nonlinearity | $A_{V}=1$ | $\bullet$ | 3 | 15 | ppm |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage (Note 3) | $\mathrm{V}_{\text {CM }}=0 \mathrm{mV}$ |  | 5 | $\pm 20$ | $\mu \mathrm{V}$ |
|  | Average Input Offset Drift (Note 3) | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \end{aligned}$ | $\bullet$ |  | $\begin{gathered} \pm 50 \\ \pm 100 \end{gathered}$ | $\begin{aligned} & \mathrm{nV} /{ }^{\circ} \mathrm{C} \\ & \mathrm{nV} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| IOS | Average Input Bias Current (Note 4) | $V_{C M}=1 \mathrm{~V}$ | $\bullet$ | 4 | 10 | nA |
|  | Average Input Offset Current (Note 4) | $\mathrm{V}_{C M}=1 \mathrm{~V}$ | $\bullet$ | 1.5 | 3 | nA |

## ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the speciifications which apply vere the full operating

temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| CMRR | Common Mode Rejection Ratio | $\begin{aligned} & A_{V}=1024, V_{C M}=-5 V \text { to } 5 V, \text { LTC6915C } \\ & A_{V}=1024, V_{C M}=-4.9 V \text { to } 4.9 V, \text { LTC6915I } \\ & A_{V}=1024, V_{C M}=-5 V \text { to } 5 V, \text { LTC6915I } \\ & A_{V}=1024, V_{C M}=-4.9 V \text { to } 4.9 V, \text { LTC6915H } \\ & A_{V}=1024, V_{C M}=-5 V \text { to } 4.97 V, \text { LTC6915 } \end{aligned}$ | $\stackrel{\bullet}{\bullet} \stackrel{-}{\bullet}$ | $\begin{aligned} & 105 \\ & 105 \\ & 100 \\ & 100 \\ & 90 \end{aligned}$ | $\begin{aligned} & 123 \\ & 123 \\ & 123 \end{aligned}$ |  | dB $d B$ $d B$ $d B$ $d B$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSRR | Power Supply Rejection Ratio (Note 5) | $\mathrm{V}_{S}=2.7 \mathrm{~V}$ to 11V | $\bullet$ | 110 | 116 |  | dB |
|  | Output Voltage Swing High | Sourcing $200 \mu \mathrm{~A}$ Sourcing 2mA | $\bullet$ | $\begin{aligned} & 4.97 \\ & 4.90 \end{aligned}$ | $\begin{aligned} & 4.99 \\ & 4.96 \end{aligned}$ |  | V |
|  | Output Voltage Swing Low | Sinking 200 $\mu \mathrm{A}$ Sinking 2mA | $\bullet$ |  | $\begin{aligned} & \hline-4.98 \\ & -4.90 \end{aligned}$ | $\begin{aligned} & \hline-4.92 \\ & -4.70 \end{aligned}$ | V |
|  | Supply Current, Parallel Mode | No Load, $\mathrm{V}_{\text {CM }}=0 \mathrm{mV}$ | $\bullet$ |  | 1.1 | 1.6 | mA |
|  | Supply Current, Serial Mode (Note 6) | No Load at OUT, Capacitive Load at $D_{\text {OUt }}\left(C_{L}\right)=15 \mathrm{pF}$, Continuous CLK Frequency $=4 \mathrm{MHz}, \overline{\mathrm{CS}}=\mathrm{LOW}$, Gain Control Code $=0001$ | $\bullet$ |  | 1.73 | 2.48 | mA |
|  | Supply Current, Shutdown | $V_{\text {SHDN }}=4 V$ (Hardware Shutdown) $V_{\text {SHDN }}=1 \mathrm{~V}$, Gain Control Code $=0000$ (Software Shutdown) | $\bullet$ |  | 160 | $\begin{aligned} & \hline 25 \\ & 240 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | SHDN Input High |  | $\bullet$ | 4 |  |  | V |
|  | SHDN Input Low |  | $\bullet$ |  |  | 1 | V |
| $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=-5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}$ |  |  |  |  |  |  |  |
|  | SHDN and HOLD_THRU Input Current (Note 2) |  | $\bullet$ |  |  | 5 | $\mu \mathrm{A}$ |
|  | Internal Op Amp Gain Bandwidth |  |  |  | 200 |  | kHz |
|  | Slew Rate |  |  |  | 0.2 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Internal Sampling Frequency |  |  |  | 3 |  | kHz |

## Digital I/O, All Digital I/O Voltage Referenced to DGND

| $V_{I H}$ | Digital Input High Voltage |  | $\bullet$ | 2.0 | V |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Digital Input Low Voltage |  | $\bullet$ |  | 0.8 |
| $\mathrm{~V}_{\text {OH }}$ | Digital Output High Voltage | Sourcing $500 \mu \mathrm{~A}$ | $\bullet$ | $\mathrm{~V}^{+}-0.3$ | V |
| $\mathrm{~V}_{0 \mathrm{~L}}$ | Digital Output Low Voltage | Sinking $500 \mu \mathrm{~A}$ | $\bullet$ |  | V |
|  | Digital Input Leakage | $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=-5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ to 5 V | $\bullet$ |  | V |

Timing, $\mathrm{V}^{+}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}$ (Note 7)

| $\mathrm{t}_{1}$ | $\mathrm{D}_{\text {IN }}$ Valid to CLK Setup |  | $\bullet$ | 60 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{2}$ | DIN Valid to CLK Hold |  | $\bullet$ | 0 | ns |
| $\mathrm{t}_{3}$ | CLK Low |  | $\bullet$ | 100 | ns |
| $\mathrm{t}_{4}$ | CLK High |  | $\bullet$ | 100 | ns |
| $\mathrm{t}_{5}$ | $\overline{\text { CS/LD Pulse Width }}$ |  | $\bullet$ | 60 | ns |
| $\mathrm{t}_{6}$ | LSB CLK to $\overline{C S} / L D$ |  | $\bullet$ | 60 | ns |
| ${ }_{7}$ | $\overline{\text { CS/LD Low to CLK }}$ |  | $\bullet$ | 30 | ns |
| $\mathrm{t}_{8}$ | Dout Output Delay | $C_{L}=15 \mathrm{pF}$ | $\bullet$ |  | ns |
| t9 | CLK Low to $\overline{\mathrm{CS}} / \mathrm{LD}$ Low |  | $\bullet$ | 0 | ns |

## ELECTRICAL CHARACTERISTICS The denentes the speeficadions which ppply ver the tul operating <br> temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

Timing, $\mathrm{V}^{+}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}$ (Note 7)

| $\mathrm{t}_{1}$ | $\mathrm{D}_{\text {IN }}$ Valid to CLK Setup |  | $\bullet$ | 30 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{2}$ | $\mathrm{D}_{\text {IN }}$ Valid to CLK Hold |  | $\bullet$ | 0 | ns |
| $t_{3}$ | CLK Low |  | $\bullet$ | 50 | ns |
| $\mathrm{t}_{4}$ | CLK High |  | $\bullet$ | 50 | ns |
| $t_{5}$ | $\overline{\text { CS/LD Pulse Width }}$ |  | $\bullet$ | 40 | ns |
| $\mathrm{t}_{6}$ | LSB CLK to $\overline{C S} / L D$ |  | $\bullet$ | 40 | ns |
| $\mathrm{t}_{7}$ | $\overline{\text { CS/LD Low to CLK }}$ |  | $\bullet$ | 20 | ns |
| $\mathrm{t}_{8}$ | Dout Output Delay | $C_{L}=15 \mathrm{pF}$ | $\bullet$ |  | ns |
| $\mathrm{t}_{9}$ | CLK Low to $\overline{C S} / L D$ Low |  | $\bullet$ | 0 | ns |

Timing, Dual $\pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ Supplies (Note 7 )

| $\mathrm{t}_{1}$ | $\mathrm{D}_{\text {IN }}$ Valid to CLK Setup |  | $\bullet$ | 30 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{2}$ | $\mathrm{D}_{\text {IN }}$ Valid to CLK Hold |  | $\bullet$ | 0 | ns |
| $t_{3}$ | CLK High |  | $\bullet$ | 50 | ns |
| $\mathrm{t}_{4}$ | CLK Low |  | $\bullet$ | 50 | ns |
| $t_{5}$ | $\overline{\text { CS/LD Pulse Width }}$ |  | $\bullet$ | 40 | ns |
| $t_{6}$ | LSB CLK to $\overline{C S} / L D$ |  | $\bullet$ | 40 | ns |
| ${ }_{7}$ | $\overline{\text { CS/LD Low to CLK }}$ |  | $\bullet$ | 20 | ns |
| $\mathrm{t}_{8}$ | Dout Output Delay | $C_{L}=15 \mathrm{pF}$ | $\bullet$ |  | ns |
| $\mathrm{t}_{9}$ | CLK Low to $\overline{\mathrm{CS}} / \mathrm{LD}$ Low |  | $\bullet$ | 0 | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: These parameters are tested at $\pm 5 \mathrm{~V}$ supply; at 3 V and 5 V supplies they are guaranteed by design.
Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high speed automatic test systems. $V_{0 \text { S }}$ is measured to a limit set by test equipment capability.

Note 4: If the total source resistance is less than 10k, no DC errors result from the input bias current or mismatch of the input bias currents or the mismatch of the resistances connected to $I N^{-}$and $I N^{+}$.
Note 5: The PSRR measurement accuracy depends on the proximity of the power supply bypass capacitor to the device under test. Because of this, the PSRR is $100 \%$ tested to relaxed limits at final test. However, their values are guaranteed by design to meet the data sheet limits.
Note 6: Supply current is dependent on the clock frequency. A higher clock frequency results in higher supply current.
Note 7: Guaranteed by design, not subject to test.

## TYPICAL PERFORMANCE CHARACTERISTICS



Input Offset Voltage vs Input Common Mode


6915 G04

Input Offset Voltage vs Input Common Mode


Input Offset Voltage vs Input Common Mode


6915 G05

Error Due to Input Rs vs Input Common Mode


Input Offset Voltage vs Input Common Mode


Input Offset Voltage vs Input Common Mode


6915 G06
Error Due to Input RS vs Input Common Mode


## LTC6915

## TYPICAL PERFORMANCE CHARACTERISTICS



6915 G10

Error Due to Input Rs Mismatch vs Input Common Mode


6915 G11


6915G14
Gain Nonlinearity at Gain = 1 (Gain Nonlinearity Decreases for Gain >1)



Error Due to Input R Mismatch vs Input Common Mode


6915 G12


6915 G15


## TYPICAL PERFORMANCE CHARACTERISTICS



## PIN FUNCTIONS (DFNGGN)

IN$^{-}$(Pin 1/Pin 2): Inverting Analog Input.
SHDN (Pin 1 GN Package Only): Shutdown Pin. The IC is shut down when SHDN is tied to $\mathrm{V}^{+}$. An internal current source pulls this pin to $\mathrm{V}^{-}$when floating.

IN+ (Pin 2/Pin 3): Noninverting Analog Input.
$\mathbf{V}^{-}$(Pin 3/Pin 4): Negative Supply.
$\overline{\text { CS(DO) (Pin 4/Pin 6): TTL Level Input. When in serial }}$ control mode, this pin is the chip select input (active low); in parallel control mode, this pin is the LSB of the parallel gain control code.
$D_{\text {IN }}$ (D1) (Pin 5/Pin 7): TTL Level Input. When in serial control mode, this pin is the serial input data; in parallel mode, this pin is the second LSB of the parallel gain control code.

HOLD_THRU (Pin 5 GN Package Only): TTL Level Input for Parallel Control Mode. When HOLD_THRU is high, the parallel data is latched in an internal D-latch.

CLK(D2) (Pin 6/Pin 8): TTL Level Input. When in serial control mode, this pin is the clock of the serial interface; in parallel mode, this pin is the third LSB of the parallel gain control code.
$\mathrm{D}_{\text {OUT }}$ (D3) (Pin 7/Pin 9): TTL Level Input. When in serial control mode, this pin is the output of the serial data; in parallel mode, this pin is the MSB of the 4-bit parallel
gain control code. In parallel mode operation, if the data in to $\mathrm{D}_{\text {OUT }}$ (Pin 9 ) is from a voltage source greater than $\mathrm{V}^{+}$ (Pin 12), then connecta resistor between the voltage source and $D_{\text {OUt }}$ to limit the current into Pin 9 to 5 mA or less.
DGND (Pin 8/Pin 10): Digital Ground.
PARALLEL_SERIAL (Pin 9/Pin 11): Interface Selection Input. When tied to $\mathrm{V}^{+}$, the interface is in parallel mode, i.e., the PGA gain is defined by the parallel codes (D3 ~ D0), i.e., $\overline{\mathrm{CS}}(\mathrm{D} 0), \operatorname{DATA}(\mathrm{D} 1), \mathrm{CLK}(\mathrm{D} 2)$, and $\mathrm{D}_{0 \mathrm{~T}}(\mathrm{D} 3)$. When PARALLEL_SERIAL pin is tied to $\mathrm{V}^{-}$, the PGA gain is set by the serial interface.

REF (Pin 10/Pin 13): Voltage Reference for PGA output.
OUT (Pin 11/Pin 15): Amplifier Output. The typical current sourcing/sinking of the OUT pin is 1 mA . For minimum gain error, the load resistance should be 1 k or greater (refer to the Output Voltage Swing vs Output Current and Gain Error vs Load Resistance in the Typical Performance Characteristics section).
V+ (Pin 12/Pin 16): Positive Supply.
SENSE (Pin 14 GN Package Only): Sense Pin. When the PGA drives a low resistance load and the interconnect resistance between the OUT pin and the load is not negligible, tying the SENSE pin as close as possible to the load can improve the gain accuracy.

## BLOCK DIAGRAMS

(GN Package Only)

(DFN Package Only)


## TImInG DIAGRAM



## OPERATION

## Theory of Operation (Refer to Block Diagrams)

The LTC6915 uses an internal capacitor (Cs) to sample a differential input signal riding on a DC common mode voltage (the sampling rate is 3 kHz and the input switchon resistance is 1 k to 2 k , depending on the power supply voltage). This capacitor's charge is transferred to a second internal hold capacitor $\left(\mathrm{C}_{\mathrm{H}}\right)$ translating the common mode voltage of the input differential signal to that of REF pin. The resulting signal is amplified by a zero-drift op amp in the noninverting configuration. Gain control within the amplifier occurs by switching resistors from a matched resistor array. The LTC6915 has 14 levels of gain, controlled by the parallel or serial interface. A feedback capacitor $C_{F}$ helps to reduce the switching noise. Due to the input sampling, an LTC6915 may produce aliasing errors for input signals greater than 1.5 kHz (one half the 3 kHz sampling frequency). However, if the input signal is bandlimited to less than 1.5 kHz then an LTC6915 is useful as instrumentation or as a differential to single-ended AC amplifier with programmable gain.

## Parallel Interface

As shown in Figure 1, connecting PARALLEL_SERIAL to $\mathrm{V}^{+}$allows the gain control code to be set through the parallel lines (D3, D2, D1, D0). When HOLD_THRU is
low (referenced to DGND) or floating, the parallel gain control bits (D3 ~ D0) directly control the PGA gain. When HOLD_THRU is high, the parallel gain control bits are read into and held by a 4 -bit latch. Any change at D3 ~ D0 will not affect the PGA gain when HOLD_THRU is high. Note that the DFN12 package does not have the HOLD_THRU pin. Instead, it is tied to DGND internally. The $\mathrm{D}_{\text {out }}(\mathrm{D} 3)$ pin is bidirectional (output in serial mode, input in parallel mode). In parallel mode, the voltage at $\mathrm{D}_{\text {Out }}(\mathrm{D} 3)$ cannot exceed $\mathrm{V}^{+}$; otherwise, large currents can be injected to $\mathrm{V}^{+}$ through the parasitic diode (see Figure 2). Connecting a 10k resistor at the $\mathrm{D}_{\text {Out }}(\mathrm{D} 3$ ) pinif parallel mode is selected (see Figure 1) is recommended for current limiting.

## Serial Interface

Connecting PARALLEL_SERIAL to $\mathrm{V}^{-}$allows the gain control code to be set through the serial interface. When $\overline{\mathrm{CS}}$ is low, the serial data on $\mathrm{D}_{\text {IN }}$ is shifted into an 8 -bit shift-register on the rising edge of the clock, with the MSB transferred first (see Figure 3). Serial data on $D_{\text {OUt }}$ is shifted out on the clock's falling edge. A high $\overline{\mathrm{CS}}$ will load the 4 LSBs of the shift-register into a 4-bit D-latch, which are the gain control bits. The clock is disabled internally when CS is pulled high. Note: CLK must be low before $\overline{C S}$ is pulled low to avoid an extra internal clock pulse.

## LTC6915

## OPERATION

$D_{\text {OUT }}$ is always active in serial mode (never tri-stated). This simplifies the daisy chaining of the multiple devices. $D_{\text {OUT }}$ cannot be "wire-or" to other SPI outputs. In addition, $D_{\text {OUT }}$ does not return to zero at the end of transmission, i.e. when $\overline{\mathrm{CS}}$ is pulled high.

A LTC6915 may be daisy-chained with other LTC6915s or other devices having serial interfaces by connecting
the $D_{\text {OUT }}$ to the $D_{\text {IN }}$ of the next chip while CLK and $\overline{C S}$ remain common to all chips in the daisy chain. The serial data is clocked to all the chips then the $\overline{\mathrm{CS}}$ signal is pulled high to update all of them simultaneously. Figure 4 shows an example of two LTC6915s in a daisy chained SPI configuration.


Figure 1. PGA in the Parallel Control Mode


Figure 2. Bidirectional Nature of $\mathrm{D}_{\mathrm{OUT}} / \mathrm{D} 3$ Pin


Figure 3. Diagram of Serial Interface (MSB First Out)

## LTC6915

## operation



Figure 4. 2 PGAs in a Daisy Chain
The amplifier's gain is set as follows:

| D3, D2, D1, D0 | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | $1101 \sim$ <br> 1111 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gain | 0 | 1 | 2 | 4 | 8 | 16 | 32 | 64 | 128 | 256 | 512 | 1024 | 2048 | 4096 |

## Input Voltage Range

The input common mode voltage range of the LTC6915 is rail-to-rail. However, the following equation limits the size of the differential input voltage:

$$
\mathrm{V}^{-} \leq\left(\mathrm{V}_{I N^{+}}-\mathrm{V}_{I N^{-}}\right)+\mathrm{V}_{\text {REF }} \leq \mathrm{V}^{+}-1.3
$$

Where $\mathrm{V}_{\mathrm{IN}}{ }^{+}$and $\mathrm{V}_{\text {IN }}{ }^{-}$are the voltage of the differential input pins, $\mathrm{V}^{+}$and $\mathrm{V}^{-}$are the positive and negative supply voltages respectively and $V_{\text {REF }}$ is the voltage of REF pin. In addition, $\mathrm{V}_{1 \mathrm{~N}}{ }^{+}$and $\mathrm{V}_{1 \mathrm{~N}}{ }^{-}$must not exceed the power supply voltages, i.e.,

$$
\mathrm{V}^{-}<\mathrm{V}_{\mathrm{IN}^{+}}<\mathrm{V}^{+} \text {and } \mathrm{V}^{-}<\mathrm{V}_{\mathrm{IN}}^{-}<\mathrm{V}^{+}
$$

## $\pm 5$ Volt Operation

When using the LTC6915 with supplies over 5.5 V , care must be taken to limit the maximum difference between any of the input pins ( $\mathrm{IN}^{+}$or $\mathrm{IN}^{-}$) and the REF pin to 5.5 V , i.e.,

$$
\left|V_{I_{N}}+-V_{\text {REF }}\right|<5.5 \text { and }\left|V_{I N^{-}}-V_{\text {REF }}\right|<5.5
$$

If not, the device will be damaged. For example, if rail-to-rail input operation is desired when the supplies are at $\pm 5 \mathrm{~V}$, the REF pin should be $0, \pm 0.5 \mathrm{~V}$. As a second example, if the $\mathrm{V}^{+}$pin is 10 V , and the $\mathrm{V}^{-}$and REF pins are at 0 , the inputs should not exceed 5.5V.

## OPERATION

## Settling Time

The sampling rate is 3 kHz and the input sampling period during which $\mathrm{C}_{\mathrm{S}}$ is charged to the input differential voltage, $V_{\text {IN }}$, is approximately $150 \mu \mathrm{~s}$. First assume that on each input sampling period, $\mathrm{C}_{S}$ is charged fully to $\mathrm{V}_{\mathrm{IN}}$. Since $C_{S}=C_{H}(=1000 \mathrm{pF})$, a change in the input will settle to N bits of accuracy at the op amp noninverting input after N clock cycles or $333 \mu \mathrm{~s}(\mathrm{~N})$. The settling time at the OUT pin is also affected by the internal op amp. Since the gain bandwidth of the internal op amp is typically 200 kHz , the settling time is dominated by the switched-capacitor front end for gains below 100 (see the Low Gain Settling Time vs Settling Accuracy and the Settling Time vs Gain graphs in the Typical Performance Characteristics section). In addition, the worst case settling time after a device-enable (active low on Pin 1 of a GN package) is equal to the settling due to the gain plus the input settling time ( $333 \mu \mathrm{~s} \bullet \mathrm{~N}$ ). For example, if an LTC6915 is enabled with a logic high on Pin 1 then, the maximum settling time to 10 bits of accuracy ( $0.1 \%$ ) and a gain equal to 100 is 8.33 ms ([333 s - 1024] + 5ms).

## Input Current

Whenever the differential input $V_{\text {IN }}$ changes, $\mathrm{C}_{\mathrm{H}}$ must be charged up to the new input voltage via $\mathrm{C}_{\mathrm{s}}$. This results in an input charging current during each input sampling period. Eventually, $C_{H}$ and $C_{S}$ will reach $V_{\text {IN }}$ and ideally, the input current would go to zero for DC inputs.
In reality, there are additional parasitic capacitors which disturb the charge on $\mathrm{C}_{S}$ every cycle even if $\mathrm{V}_{\text {IN }}$ is a DC voltage. For example, the parasitic bottom plate capacitor on $\mathrm{C}_{\mathrm{S}}$ must be charged from the voltage on the REF pin to the voltage on the $\mathrm{IN}^{-}$pin every cycle. The resulting input charging current decays exponentially during each input sampling period with a time constant equal to $\mathrm{R}_{S} \mathrm{C}_{s}$. If the voltage disturbance due to these currents settles before the end of the sampling period, there will be no errors due to source resistance or the source resistance mismatch between $\mathrm{IN}{ }^{+}$and $\mathrm{IN}^{-}$. With $\mathrm{R}_{\mathrm{S}}$ less than 10k, no DC errors occur due to input current mismatch.
In the Typical Performance Characteristics section of this data sheet, there are curves showing the additional error from non-zero source resistance in the inputs. If there are no large capacitors across the inputs, the amplifier is less sensitive to source resistance and source resistance mismatch. When large capacitors are placed across the
inputs, the input charging currents are placed across the inputs. The input charging currents described above result in larger DC errors, especially with source resistor mismatches.

## Power Supply Bypassing

In a dual supply operation, connect a $0.1 \mu \mathrm{~F}$ bypass capacitor from each power supply pin ( $\mathrm{V}^{+}$and $\mathrm{V}^{-}$) to an analog round plance surrounding an LTC6915. The bypass capacitor trace to the supply pins must be less than 0.2 inches (an X7R or X5R capacitortype is recommended). In single supply operation, connect the $\mathrm{V}^{-}$pinto the analog ground plane and bypass the $\mathrm{V}^{+}$pin.

## Shutdown Modes

The IC has two shutdown modes, hardware shutdown and software shutdown. When SHDN is tied to $\mathrm{V}^{+}$, the IC is in hardware shutdown mode. During this shutdown mode, the gain setting digital interface (serial or parallel) and the main op amp are both disabled, thus the PGA dissipates very small supply current (see the Electrical Characteristic table). When SHDN is floating, an internal current source will pull it down to $\mathrm{V}^{-}$. The digital interface is turned on to read the gain setting codes. The IC is in normal amplification mode as long as the gain control code is other than 0000. If the gain control code is 0000 , the IC operates in software shutdown mode, i.e., the main op amp is turned off so that the PGA dissipates less power. The DFN package does not have hardware shutdown.

## Setting the Voltage at the REF Pin

The current coming out of the REF pin may affect the reference voltage at the REF pin ( $V_{\text {REF }}$ ). If $\mathrm{V}_{\text {REF }}$ is set by a resistive divider then the $V_{\text {REF }}$ voltage is a function of the $V_{\text {OUT }}$ voltage (see Figure 5). In order to minimize the $V_{\text {REF }}$ variations, the total resistance of R1 plus R2 should be much less than 32 k ( 5 k or less) or use a voltage reference to set $V_{\text {REF }}$.


Figure 5

## LTC6915

## TYPICAL APPLICATION

## Multiplexing Two LTC6915's

Send a gain code of 0000 to one IC to set its output to a high impedance state and send a gain code other than 0000 to the second IC to set it for normal amplification. If both devices are ON, the $200 \Omega$ resistors protect the outputs. The sense pin connection maintains gain accuracy for loads 1k or greater.


Figure 6. A 2:1 Multiplexing Two LTC6915's with Daisy Chained Gain Control

## PACKAGE DESCRIPTION

DE/UE Package
12-Lead Plastic DFN ( $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1695 Rev D)


GN Package
16-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641)



NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text { INCHES }}{\text { (MILLIMETERS }}$
3. DRAWING NOT TO SCALE
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED $0.0066^{\prime \prime}(0.152 \mathrm{~mm})$ PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED $0.010^{\prime \prime}(0.254 \mathrm{~mm})$ PER SIDE

## REVISIOC HISTORY (Revision history begins at Rev B)

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: | :---: |
| B | $6 / 11$ | Revised units for PSRR in Electrical Characteristics | 5 |

## LTC6915

## TYPICAL APPLICATION



Figure 7. Bridge Amplifier with Programmable Gain and Analog to Digital Conversion. (Standby Current Less than $100 \mu \mathrm{~A}$ )

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1043 | Dual Precision Instrumentation Switched-Capacitor Building Block | Rail-to-Rail Input, 120dB CMRR |
| LTC1100 | Precision Zero-Drift Instrumentation Amplifier | Fixed Gains of 10 or 100, 10 $\mu \mathrm{V}$ Offset, 50pA Input Bias Current |
| LTC1101 | Precision, Micropower, Single Supply Instrumentation Amplifier | Fixed Gain of 10 or 100, $\mathrm{I}_{\text {S }}<105 \mu \mathrm{~A}$ |
| LTC1167 | Single Resistor Gain Programmable, Precision Instrumentation Amplifier | Single Gains Set Resistor, G = 1 to 10,000 Low Noise: $7.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| LTC1168 | Low Power Single Resistor Gain Programmable, Precision Instrumentation Amplifiers | $\mathrm{I}_{\mathrm{S}}=530 \mu \mathrm{~A}$ |
| LTC1789-1 | Single Supply, Rail-to-Rail Output, Micropower Instrumentation Amplifier | $\mathrm{I}_{S}=80 \mu \mathrm{~A}$ Max |
| LTC2050 | Zero-Drift Operational Amplifier | SOT-23 Package |
| LTC2051 | Dual Zero-Drift Operational Amplifier | MS8 Package |
| LTC2052 | Quad Zero-Drift Operational Amplifier | GN16 Package |
| LTC2053 | Rail-to-Rail Input and Output, Zero-Drift Instrumentation Amplifier with Resistor-Programmable Gain | MS8 Package, 10 $\mu \mathrm{V}$ Max $\mathrm{V}_{\text {OS }}$, $50 \mathrm{nV} /{ }^{\circ} \mathrm{C}$ Max Drift |
| LTC6800 | Rail-to-Rail Input and Output, Instrumentation Amplifier with Resistor-Programmable Gain | MS8 Package, $100 \mu \mathrm{~V}$ Max $\mathrm{V}_{\text {OS }}$, 250nV/ ${ }^{\circ} \mathrm{C}$ Max Drift |

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:<br>LTC6915IDE\#TRPBF LTC6915CGN\#PBF LTC6915IGN\#TR LTC6915CDE\#PBF LTC6915HGN<br>LTC6915HGN\#TRPBF LTC6915HGN\#PBF LTC6915IGN\#TRPBF LTC6915IDE LTC6915HGN\#TR LTC6915CDE<br>LTC6915CGN\#TR LTC6915CDE\#TRPBF LTC6915CGN LTC6915IDE\#PBF LTC6915IDE\#TR LTC6915IGN<br>LTC6915CDE\#TR LTC6915CGN\#TRPBF LTC6915IGN\#PBF

